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1. INTRODUCTION
Most high-level synthesis tools focus on exploiting parallelism.
However, for data-intensive applications the memory bandwidth or
latency may become a bottleneck and improving data access pat-
terns becomes as important as exploiting parallelism. To minimize
the number of accesses to off-chip memory, a memory hierarchy
is needed to reuse data in on-chip memories. The resulting perfor-
mance heavily depends on the locality of the data accesses. Loop
transformations are a means to improve this locality but also may
have a large impact on the loop control complexity and thus on the
control hardware. A close integration of loop transformations and
hardware generation is needed to tackle this problem.
We present a methodology, supported by tools, to explore loop
transformation variants and study their impact on both data ac-
cess patterns and generated control hardware. The construction of
an application-specific memory system is supported, which offers
more than solely a reduction of bandwidth requirements.
2. LOOP TRANSFORMATIONS
A part of a program where the control flow is independent of the
processed data is called a SCoP (Static Control Part), and can be
represented in a polyhedral model [6]. Loop transformations are
now reduced to matrix and vector operations. This representation
overcomes a lot of limitations of syntactic representations and fa-
cilitates the composition of a long sequence of transformations [6].
For guiding the composition of loop transformation sequences
we make use of SLO (Suggestions for Locality Optimizations) [2,
4]. This tool investigates the data reuses within a program execu-
tion and gives hints for potential optimizing loop transformations.
3. LOOP CONTROLLER VARIANTS
We have extended CLooG [1], a library generating software code
from a polyhedral representation of a SCoP (without statement in-
formation), towards CLooGVHDL generating synthesizable VHDL
descriptions of hardware controller blocks.
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CLooG has a number of code generation optimization options
which also have a large influence on the generated hardware con-
trollers. Next to this, the generated architecture offers several op-
tions to trade off area, clock frequency and cycle count of an im-
plementation as demonstrated in [3].
4. APPLICATION-SPECIFIC MEMORY
SYSTEM
For processors, optimizations are done for a fixed memory hi-
erarchy, while on FPGAs or ASICs the memory structure can be
made application-specific. Furthermore, buffer memories not only
reduce the number of off-chip accesses or hide the external mem-
ory latency but can also augment the on-chip bandwidth through
parallel access of multiple buffers or simplify address expressions
by remapping data [5]. The final target, i.e. fully automatic gener-
ation of the optimal memory system for a given application, with
data mapping and scheduling of burst transfers, will probably not
be reached in the near future. However, many useful techniques
have been developed in the context of software but are not inte-
grated yet with HLS tools. In the mean time, we offer a step-by-
step methodology to construct such a memory system directed by
the user. Special care is taken of the reusability of design modules
and the simplification of addresses to improve the performance.
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